

ABSTRACT OF THE DISCLOSURE

1                   Testing capability for an integrated circuit having more than one  
2     serializer/deserializer (SERDES) block includes embedding a tester within  
3     each block, so that the blocks can be tested independently and concurrently.  
4     In one embodiment, a tester includes a functional test controller (FTC) for  
5     mode setting and a functional test interface (FTI) for implementing the test  
6     procedures. The FTI of each tester is inserted between the SERDES of the  
7     same block and core processing logic that is also embedded within the inte-  
8     grated circuit. The FTCs are all interconnected via a test bus that is con-  
9     nected to an input/output controller (IOC) for communication between the  
10    testers and an external source, such as a personal computer. Optionally, a  
11    built-in-self-tester (BIST) state machine is connected to the test bus.

10068326-020602